70 lines
3.0 KiB
TeX
70 lines
3.0 KiB
TeX
|
%-------------------------------------------------------------------------------
|
||
|
|
% SECTION TITLE
|
||
|
|
%-------------------------------------------------------------------------------
|
||
|
|
\cvsection{Work Experience}
|
||
|
|
|
||
|
|
|
||
|
|
%-------------------------------------------------------------------------------
|
||
|
|
% CONTENT
|
||
|
|
%-------------------------------------------------------------------------------
|
||
|
|
\vspace{-3.5mm}
|
||
|
|
\begin{cventries}
|
||
|
|
|
||
|
|
%---------------------------------------------------------
|
||
|
|
\cventrydouble
|
||
|
|
{Consultant} % Job title
|
||
|
|
{Aquantia Corp.} % Organization
|
||
|
|
{Aachen (D)} % Location
|
||
|
|
{Aug. 2017 - Present} % Date(s)
|
||
|
|
{
|
||
|
|
\begin{cvitems} % Description(s) of tasks/responsibilities
|
||
|
|
\item Development of a layer 2 Ethernet switch in SystemC. The goal was to create a transmission line model to verify functionality, which could be easily translated into synthesizable code later, using a high-level synthesis suite.
|
||
|
|
\item Support and further development of the FPGA user interface and the power analysis environment which was developed during the internship.
|
||
|
|
\end{cvitems}
|
||
|
|
}
|
||
|
|
{Intern} % Job title
|
||
|
|
{San José (USA)} % Location
|
||
|
|
{Nov. 2016 - July. 2017} % Date(s)
|
||
|
|
{
|
||
|
|
\begin{cvitems} % Description(s) of tasks/responsibilities
|
||
|
|
\item Creation of an automated power analysis environment, build on top of Ansys' PowerArtist. Subsequently, power analysis and reduction on various digital designs was done.
|
||
|
|
\item Development of an intuitive graphical user interface, written in Python, Tkinter, and C, to access and manipulate an FPGA Ethernet debug tool.
|
||
|
|
\end{cvitems}
|
||
|
|
}
|
||
|
|
|
||
|
|
%---------------------------------------------------------
|
||
|
|
\cventrydouble
|
||
|
|
{Web developer and server administrator} % Job title
|
||
|
|
{Boscafé 't Hijgend Hert} % Organization
|
||
|
|
{Vijlen (NL)} % Location
|
||
|
|
{Apr. 2012 - Mar. 2018} % Date(s)
|
||
|
|
{
|
||
|
|
\begin{cvitems} % Description(s) of tasks/responsibilities
|
||
|
|
\item Responsible for the online marketing, the development of several websites, and the maintenance and security of their Linux based virtual private server.
|
||
|
|
\end{cvitems}
|
||
|
|
}
|
||
|
|
{Headwaiter} % Job title
|
||
|
|
{Vijlen (NL)} % Location
|
||
|
|
{Sept. 2010 - July. 2016} % Date(s)
|
||
|
|
{
|
||
|
|
\begin{cvitems} % Description(s) of tasks/responsibilities
|
||
|
|
\item Head of a small subteam of about 8 waiters. Responsible for a smooth running of daily restaurant business.
|
||
|
|
\end{cvitems}
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
%---------------------------------------------------------
|
||
|
|
\cventry
|
||
|
|
{Student Research Assistent} % Job title
|
||
|
|
{Chair for Electrical Engineering and Computer Systems, RWTH Aachen University} % Organization
|
||
|
|
{Aachen (D)} % Location
|
||
|
|
{May. 2016 - July. 2016} % Date(s)
|
||
|
|
{
|
||
|
|
\begin{cvitems} % Description(s) of tasks/responsibilities
|
||
|
|
\item Establishment of burst-mode communication between the FPGA fabric and CPU subsystem, over AXI and/or DDR interface on Altera Cyclone V devices.
|
||
|
|
\end{cvitems}
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
\end{cventries}
|