Dennis/dennispotter-cv
1
0
Fork 0
Code Issues 4 Pull Requests Releases Activity

Updated skills and descriptions on CV. Added Download resume button

Browse Source
This commit is contained in:
Dennis Potter 2018-08-16 17:13:27 +02:00
parent db8eca0f94
commit 14af5eebf1
2 changed files with 75 additions and 54 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

63
css/layout.css
View File

@ -365,28 +365,33 @@ ul#nav li.current a { color: #11ABB0; }
border-radius: 3px 0 0 3px;
}
.cpp {
width: 80%;
-moz-animation: cpp 2s ease;
-webkit-animation: cpp 2s ease;
}
.c {
width: 70%;
width: 85%;
-moz-animation: c 2s ease;
-webkit-animation: c 2s ease;
}
.cpp {
width: 70%;
-moz-animation: cpp 2s ease;
-webkit-animation: cpp 2s ease;
}
.rust {
width: 80%;
-moz-animation: rust 2s ease;
-webkit-animation: rust 2s ease;
}
.tkinter {
width: 85%;
width: 80%;
-moz-animation: tkinter 2s ease;
-webkit-animation: tkinter 2s ease;
}
.python {
width: 85%;
width: 80%;
-moz-animation: python 2s ease;
-webkit-animation: python 2s ease;
}
.systemc {
width: 75%;
width: 85%;
-moz-animation: systemc 2s ease;
-webkit-animation: systemc 2s ease;
}
@ -411,25 +416,29 @@ ul#nav li.current a { color: #11ABB0; }
-webkit-animation: fpga 2s ease;
}
@-moz-keyframes cpp {
0% { width: 0px; }
100% { width: 80%; }
}
@-moz-keyframes c {
0% { width: 0px; }
100% { width: 85%; }
}
@-moz-keyframes cpp {
0% { width: 0px; }
100% { width: 70%; }
}
@-moz-keyframes rust {
0% { width: 0px; }
100% { width: 80%; }
}
@-moz-keyframes python {
0% { width: 0px; }
100% { width: 85%; }
100% { width: 80%; }
}
@-moz-keyframes tkinter {
0% { width: 0px; }
100% { width: 85%; }
100% { width: 80%; }
}
@-moz-keyframes systemc {
0% { width: 0px; }
100% { width: 75%; }
100% { width: 85%; }
}
@-moz-keyframes verilog {
0% { width: 0px; }
@ -448,26 +457,29 @@ ul#nav li.current a { color: #11ABB0; }
100% { width: 40%; }
}
@-webkit-keyframes cpp {
0% { width: 0px; }
100% { width: 80%; }
}
@-webkit-keyframes c {
0% { width: 0px; }
100% { width: 85%; }
}
@-webkit-keyframes cpp {
0% { width: 0px; }
100% { width: 70%; }
}
@-webkit-keyframes tkinter {
@-webkit-keyframes rust {
0% { width: 0px; }
100% { width: 85%; }
100% { width: 80%; }
}
@-webkit-keyframes python {
0% { width: 0px; }
100% { width: 85%; }
100% { width: 80%; }
}
@-webkit-keyframes tkinter {
0% { width: 0px; }
100% { width: 80%; }
}
@-webkit-keyframes systemc {
0% { width: 0px; }
100% { width: 75%; }
100% { width: 85%; }
}
@-webkit-keyframes verilog {
0% { width: 0px; }
@ -485,6 +497,7 @@ ul#nav li.current a { color: #11ABB0; }
0% { width: 0px; }
100% { width: 40%; }
}
/* ------------------------------------------------------------------ */
/* e. Portfolio Section
/* ------------------------------------------------------------------ */

66
index.html
View File

@ -99,12 +99,14 @@
<div class="nine columns main-col">
<h2>Who am I?</h2>
<p>My name is Dennis. Although I am Dutch, I am currently living in Germany where I am studying electrical engineering & computer science (EECS) at RWTH Aachen University. I am hoping to have attained my masters degree by the end of this year. Technological innovations have always roused my curiosity and excitement. Because I wanted to be able to develop these novel technologies myself, I decided to enroll EECS a few years ago. Since I had been programming before and thus possessed a rough understanding of computer architectures, it was important to me that my field of study would also include electrical engineering. In that way I would be able to acquire a proper understanding of computers from the lowest level—i.e. the bare integrated circuits—to the highest—i.e. user space—, and everything in between.
<p>
Currently working as engineering consultant for Aquantia Corp. Always curious about technological innovations and therefore graduated in electrical engineering & computer science. Strives for a complete understanding of computers, from the lowest level—i.e., the bare integrated circuits—to the highest—i.e., user space—, and is therefore always eager to learn something new. Enjoys writing small programs in his free time, either to automate everyday problems, or simply for the sake of fun, and gets excited by the seemingly endless possibilities of Linux. Loves a good read, also on non-tech subjects like economics, anthropology, or (geo)politics.
</p>
<h2>Contact Details</h2>
<p>Do you want to get in touch? <a class="smoothscroll" href="#contact">Click here to get to the contact section of this page.</a> There I provided my phone number, email address, PGP Key ID, and a contact form to make it more convenient for you to reach me!</p>
<p>Do you want to get in touch? <a class="smoothscroll" href="#contact">Click here to get to the contact section of this page.</a> There I provided my phone number, email address, PGP Key ID, Matrix ID and several other ways to reach me!</p>
<a href="cv/resume.pdf" class="button">Download my resume</a>
</div> <!-- end .main-col -->
@ -132,13 +134,13 @@
<h3>RWTH Aachen University</h3>
<p class="info">M.Sc. Electrical Engineering and Computer Science<span>&bull;</span>
<em class="date">October 2015 - October 2018</em></p>
<em class="date">October 2015 - November 2018</em></p>
<p>
<i>Specialization: Micro- and Nanoelectronics</i><br />
Modules included: lectures on VLSI architectures, computer arithmetics, mixed analog signals, neural networks, new materials and devices in information technology, and operating systems. Lab training of VLSI design, FPGA design, and on the production of a FeRAM cell.
</p>
<ul class="disc">
<li><i>Specialization</i>: Micro- and Nanoelectronics</li>
<li><i>Final project</i>: "Implementation and Analysis of RDMA Communication in a Real-Time Co-Simulation Framework"&mdash;An analysis and subsequent implementation of the Virtual Interface Architecture Infiniband, using the OpenStack verbs, in order to achieve high throughput and minimal latency between nodes of the real-time co-simulation framework VILLASnode.</li>
<li><i>Modules included</i>: lectures on VLSI architectures, computer arithmetics, mixed analog signals, neural networks, new materials and devices in information technology, numerical device simulation, and operating systems. Lab training on VLSI design, FPGA programming in VHDL, and on the production of FeRAM cells.</li>
</ul>
</div>
@ -149,8 +151,9 @@
<h3>RWTH Aachen University</h3>
<p class="info">B.Sc. Electrical Engineering and Computer Science<span>&bull;</span>
<em class="date">October 2011 - September 2015</em></p>
<p>Final project: “Analysis of Concepts for Power Reduction in Arithmetic Units of MAP Decoders”&mdash;A mathematical, bit accurate implementation of a decoder in MATLAB and C++, to find techniques that will potentially reduce the switching activity (and so the power) in the arithmetic units of the decoder.
<ul class="disc">
<li><i>Final project</i>: “Analysis of Concepts for Power Reduction in Arithmetic Units of MAP Decoders”&mdash;A mathematical, bit accurate implementation of a decoder in MATLAB and C++, to find techniques that will potentially reduce the switching activity (and thus the power) in the arithmetic units of the decoder.</li>
</ul>
</p>
</div>
@ -164,8 +167,9 @@
<h3>Sophianum SG. in het Heuvelland</h3>
<p class="info">Gymnasium<span>&bull;</span>
<em class="date">September 2005 - July 2011</em></p>
<p>Comparable to a university-preparatory school with Latin as additional language.</p>
<ul class="disc">
<li>Comparable to a university-preparatory school with Latin as additional language.</li>
</ul>
</div>
@ -191,12 +195,17 @@
<h3>Aquantia Corporation</h3>
<p class="info">Consultant<span>&bull;</span> <em class="date">August 2017 - Present</em></p>
<ul class="disc">
<li>Development of a layer 2 Ethernet switch in SystemC. The goal was to create a transmission line model to verify functionality, which could be easily translated into synthesizable code later, using a high-level synthesis suite.</li>
<li>Support and further development of the FPGA user interface and the power analysis environment which was developed during the internship.</li>
</ul>
<p style="margin: 0 0 15px 0;">Development of a level 2 Ethernet switch in SystemC. Support and further development of the FPGA user interface and the power analysis environment.
</p>
<p class="info">Intern<span> &bull;</span> <em class="date">Nobember 2016 - July 2017</em></p>
<p>Power analysis of various digital chips. Development an intuitive graphical user interface, written in Python, Tkinter, and C, to access and manipulate an FPGA Ethernet debug tool.
</p>
<ul class="disc">
<li>Creation of an automated power analysis environment, build on top of Ansys' PowerArtist. Subsequently, power analysis and reduction on various digital designs was done.</li>
<li>Development of an intuitive graphical user interface, written in Python, Tkinter, and C, to access and manipulate an FPGA Ethernet debug tool.</li>
</ul>
</div>
@ -208,15 +217,14 @@
<h3>Boscafé 't Hijgend Hert</h3>
<p class="info">Web developer and server administrator <span>&bull;</span> <em class="date">April 2012 - Present</em></p>
<ul class="disc">
<li>Responsible for the online marketing, the development of several websites and the maintenance and security of their Linux based virtual private server.</li>
</ul>
<p style="margin: 0 0 15px 0;">
Responsible for the online marketing, the development of several websites and the maintenance and security of their Linux based virtual private server.
</p>
<p class="info">Headwaiter <span>&bull;</span> <em class="date">September 2010 - October 2016</em></p>
<p>
Head of a small subteam of about 8 waiters. Responsible for a smooth running of daily restaurant business.
</p>
<ul class="disc">
<li>Head of a small subteam of about 8 waiters. Responsible for a smooth running of daily restaurant business.</li>
</ul>
</div>
@ -224,10 +232,9 @@
<h3>Chair for Electrical Engineering and Computer Systems, RWTH Aachen University</h3>
<p class="info">Student Research Assistent <span>&bull;</span> <em class="date">May 2016 - July 2016</em></p>
<p>
Establishment of burst-mode communication between the FPGA fabric and CPU subsystem, over AXI and/or DDR interface on Altera Cyclone V devices.
</p>
<ul class="disc">
<li>Establishment of burst-mode communication between the FPGA fabric and CPU subsystem, over AXI and/or DDR interface on Altera Cyclone V devices.</li>
</ul>
</div>
</div> <!-- item end -->
@ -255,8 +262,9 @@
<div class="bars">
<ul class="skills">
<li><span class="bar-expand cpp"></span><em>C++</em></li>
<li><span class="bar-expand c"></span><em>C</em></li>
<li><span class="bar-expand cpp"></span><em>C++</em></li>
<li><span class="bar-expand rust"></span><em>Rust</em></li>
<li><span class="bar-expand python"></span><em>Python</em></li>
<li><span class="bar-expand tkinter"></span><em>Tkinter</em></li>
<li><span class="bar-expand systemc"></span><em>SystemC</em></li>
@ -353,7 +361,7 @@
<div class="description-box">
<h4>Board member of K.A.V. Alcuinus</h4>
<p>Proin gravida nibh vel velit auctor aliquet. Aenean sollicitudin, lorem quis bibendum auctor, nisi elit consequat ipsum, nec sagittis sem nibh id elit.</p>
<p>In my time with K.A.V. Alcuinus I was treasurer &amp; president. I helped to initiate Studeren in Aken, which was set up to promote RWTH Aachen University among Dutch students, recruit them, and support them during their enrollment at a German university. The project was initiated by K.A.V. Alcuinus in 2012, but is nowadays backed by RWTH Aachen University, the Dutch consulate in Aachen, and several government institutions in the Netherlands.</p>
<span class="categories"><i class="fa fa-tag"></i>Branding, Web Development</span>
</div>