From 87d881e6d0811f29647ecff55560da84cfb6906b Mon Sep 17 00:00:00 2001 From: Dennis Date: Wed, 12 Aug 2020 21:40:43 +0200 Subject: [PATCH] Updated some information and cleaned up the HTML Also added OpenSans-Regular-webfont.woff as a preload to improve performance --- index.html | 877 ++++++++++++++++++++++++----------------------------- 1 file changed, 401 insertions(+), 476 deletions(-) diff --git a/index.html b/index.html index 27fd8b4..04621d4 100755 --- a/index.html +++ b/index.html @@ -4,37 +4,42 @@ - - - Dennis Potter - Electrical Engineer & Computer Scientist - - + + + Dennis Potter - Electrical Engineer & Computer Scientist + + - - - - - - - - + - - + + + + + + + + - - + + + + + + @@ -42,563 +47,483 @@ -
+
- - -

- -

+

+ +

-
+
- -
-
+ +
+
-
+
-
-

Who am I?

-

- Currently an engineer at Marvell Semiconductor. Always curious about technological innovations and therefore graduated in electrical engineering & computer science. Strives for a complete understanding of computers, from the lowest level—i.e., the bare integrated circuits—to the highest—i.e., user space—, and is therefore always eager to learn something new. Enjoys writing small programs in his free time, either to automate everyday problems, or simply for the sake of fun, and gets excited by the seemingly endless possibilities of Linux. Loves a good read, also on non-tech subjects like economics, anthropology, or (geo)politics. -

+
+

Who am I?

-

Contact Details

-

Do you want to get in touch? Click here to get to the contact section of this page. There I provided my phone number, email address, PGP Key ID, Matrix ID and several other ways to reach me!

+

+ Currently I am a senior engineer at Marvell Semiconductor. I am always curious about technological innovations and therefore graduated in electrical engineering & computer science. Strives for a complete understanding of computers, from the lowest level—i.e., the bare integrated circuits—to the highest—i.e., user space—, and is therefore always eager to learn something new. Enjoys writing small programs in his free time, either to automate everyday problems, or simply for the sake of fun, and gets excited by the seemingly endless possibilities of Linux. Loves a good read, also on non-tech subjects like economics, anthropology, or (geo)politics. +

- Download my resume +

Contact Details

-
+

Do you want to get in touch? Click here to get to the contact section of this page. There I provided my phone number, email address, PGP Key ID, Matrix ID and several other ways to reach me!

-
- -
- - - -
- - -
- -
-

Education

-
- -
- -
- -
- -

RWTH Aachen University

-

M.Sc. Electrical Engineering and Computer Science - October 2015 - November 2018

- -
    -
  • Specialization: Micro- and Nanoelectronics
  • -
  • Final project: "Implementation and Analysis of an InfiniBand based Communication in a Real-Time Co-Simulation Framework"—An analysis and subsequent implementation of the Virtual Interface Architecture Infiniband, using the OpenStack verbs, in order to achieve high throughput and minimal latency between nodes of the real-time co-simulation framework VILLASnode. (Grade: A+)
  • -
  • Modules included: lectures on VLSI architectures, computer arithmetics, mixed analog signals, neural networks, new materials and devices in information technology, numerical device simulation, and operating systems. Lab training on VLSI design, FPGA programming in VHDL, and on the production of FeRAM cells.
  • -
- -
- -
- -
-
-

RWTH Aachen University

-

B.Sc. Electrical Engineering and Computer Science - October 2011 - September 2015

-
    -
  • Final project: “Analysis of Concepts for Power Reduction in Arithmetic Units of MAP Decoders”—A mathematical, bit accurate implementation of a decoder in MATLAB and C++, to find techniques that will potentially reduce the switching activity (and thus the power) in the arithmetic units of the decoder. (Grade: A+)
  • -
-

+ Download my resume
- -
- -
- -
- -

Sophianum SG. in het Heuvelland

-

Gymnasium - September 2005 - July 2011

-
    -
  • Comparable to a university-preparatory school with Latin as additional language.
  • -
- -
- -
- -
- -
- - - -
- -
-

Work

-
- -
- -
- -

Marvell Semiconductor

-

Engineer September 2019 - Present

-
    -
  • Design of digital Ethernet logic.
  • -
+
-

Aquantia Corporation

-

Member of Technical Staff December 2018 - September 2019

-
    -
  • Design of digital Ethernet logic.
  • -
-

Consultant August 2017 - November 2018

-
    -
  • Development of a layer 2 Ethernet switch in SystemC. The goal was to create a transmission line model to verify functionality, which could be easily translated into synthesizable code later, using a high-level synthesis suite.
  • -
  • Support and further development of the FPGA user interface and the power analysis environment which was developed during the internship.
  • -
+ +
-

Intern Nobember 2016 - July 2017

-
    -
  • Creation of an automated power analysis environment, build on top of Ansys' PowerArtist. Subsequently, power analysis and reduction on various digital designs was done.
  • -
  • Development of an intuitive graphical user interface, written in Python, Tkinter, and C, to access and manipulate an FPGA Ethernet debug tool.
  • -
+ +
+ +
+

Education

+
+ +
+ + +
+
+

RWTH Aachen University

+

M.Sc. Electrical Engineering and Computer Science + October 2015 - November 2018

+ +
    +
  • Specialization: Micro- and Nanoelectronics
  • +
  • Final project: "Implementation and Analysis of an InfiniBand based Communication in a Real-Time Co-Simulation Framework"—An analysis and subsequent implementation of the Virtual Interface Architecture Infiniband, using the OpenStack verbs, in order to achieve high throughput and minimal latency between nodes of the real-time co-simulation framework VILLASnode. (Grade: A+)
  • +
  • Modules included: lectures on VLSI architectures, computer arithmetics, mixed analog signals, neural networks, new materials and devices in information technology, numerical device simulation, and operating systems. Lab training on VLSI design, FPGA programming in VHDL, and on the production of FeRAM cells.
  • +
+
+
-
+ +
+
+

RWTH Aachen University

+

B.Sc. Electrical Engineering and Computer Science + October 2011 - September 2015

-
+
    +
  • Final project: “Analysis of Concepts for Power Reduction in Arithmetic Units of MAP Decoders”—A mathematical, bit accurate implementation of a decoder in MATLAB and C++, to find techniques that will potentially reduce the switching activity (and thus the power) in the arithmetic units of the decoder. (Grade: A+)
  • +
+
+
-
+ +
+
+

Sophianum SG. in het Heuvelland

+

Gymnasium + September 2005 - July 2011

-
+
    +
  • Comparable to a university-preparatory school with Latin as additional language.
  • +
+
+
-

Boscafé 't Hijgend Hert

-

Web developer and server administrator April 2012 - November 2018

-
    -
  • Responsible for the online marketing, the development of several websites and the maintenance and security of their Linux based virtual private server.
  • -
- -

Headwaiter September 2010 - October 2016

-
    -
  • Head of a small subteam of about 8 waiters. Responsible for a smooth running of daily restaurant business.
  • -
- -
- -
- -

Chair for Electrical Engineering and Computer Systems, RWTH Aachen University

-

Student Research Assistent May 2016 - July 2016

-
    -
  • Establishment of burst-mode communication between the FPGA fabric and CPU subsystem, over AXI and/or DDR interface on Altera Cyclone V devices.
  • -
-
- -
- -
- - + + - -
+ +
+
+

Work

+
-
-

Skills

-
+
-
+ +
+
+

Marvell Semiconductor

+

Senior Engineer September 2019 - Present

-

- Below, I listed skills I acquired during professional work or during intensive work in my free time. Besides the skills I have listed below, I - have some basic knowledge about photography and photo editting, webdesign with HTML5, CSS, and JavaScript, and server-side scripting with PHP and PostreSQL. - Furthermore I know how to sript in Linux with Perl/CSH and have basic knowledge about the Linux kernel architecture. -

+
    +
  • Design of digital logic for an automotive Ethernet product.
  • +
+
+
-
+ +
+
+

Aquantia Corporation

+

Member of Technical Staff II December 2018 - September 2019

-
    -
  • (System)Verilog
  • -
  • C
  • -
  • C++
  • -
  • Rust
  • -
  • Python
  • -
  • Tkinter
  • -
  • SystemC
  • -
  • Matlab
  • -
  • Linux Server configuration
  • -
  • FPGA
  • -
+
    +
  • Design of digital logic for an automotive Ethernet product.
  • +
-
+

Consultant August 2017 - November 2018

-
+
    +
  • Development of a synthesizable layer 2 Ethernet switch in SystemC and evaluation of DV & synthesis capabilities of a high-level synthesis suite.
  • +
  • Support and further development of the FPGA user interface and the power analysis environment which was developed during the internship.
  • +
-
+

Intern Nobember 2016 - July 2017

+
    +
  • RTL power analysis and reduction on various digital designs.
  • +
  • Development of an intuitive GUI—written in Python, Tkinter, and C—to control an FPGA Ethernet debug tool.
  • +
+ +
+
+ + +
+ +
+ +

Boscafé 't Hijgend Hert

+

Web developer and server administrator April 2012 - November 2018

+ +
    +
  • Responsible for the restaurant's IT, the development of several websites, and the maintenance and security of their Linux based VPS.
  • +
+ +

Headwaiter September 2010 - October 2016

+ +
    +
  • Head of a team of about 8 waiters. Responsible for a smooth running of daily restaurant business.
  • +
+
+
+ + +
+ +
+ +

Chair for Electrical Engineering and Computer Systems, RWTH Aachen University

+

Student Research Assistent May 2016 - July 2016

+ +
    +
  • Establishment of burst-mode communication between the FPGA fabric and CPU subsystem on an Altera Cyclone V device.
  • +
+
+
+ +
+
+ + + +
+ +
+

Skills

+
+ +
+ +

+ Below, I listed skills I acquired during my professional work or during work in my free time. Besides the skills I have listed below, I have basic + knowledge about photography and photo editting, front-end web development with HTML5, CSS, and JavaScript, and back-end webdevelopment with PHP/Python and MySQL/PostgreSQL. +

+ +
+ +
    +
  • (System)Verilog
  • +
  • C
  • +
  • C++
  • +
  • Rust
  • +
  • Python
  • +
  • Tkinter
  • +
  • SystemC
  • +
  • Matlab
  • +
  • Linux Server configuration
  • +
  • FPGA
  • +
+ +
+
+
- -
+ +
+
-
+
- - - -
- - - - - - - +
+
+
+

Get in Touch

-
+
+

Do you have any further questions? Please don't hesitate to reach out to me!

+
+
-
- -
    - -
  • -
    -

    test -

    - test -
    -
  • - - -
- -
- -
- - - - - -
- - - -
-
-
-

Get in Touch

-
- -
-

Do you have any further questions? Please don't hesitate to reach out to me! -

-
-
- - - +
+ + - - - - - - - - - - - - + + + + + + + + + -