mirror of
https://github.com/Silicon1602/srdl2sv.git
synced 2024-12-22 15:08:39 +00:00
9 lines
120 B
Systemverilog
9 lines
120 B
Systemverilog
|
package enums__regfile_1_pkg;
|
||
|
|
|
||
|
|
typedef enum logic [1:0] {
|
||
|
|
val_7 = 2'd2,
|
||
|
|
val_8 = 2'd1
|
||
|
|
} fourth_enum;
|
||
|
|
|
||
|
|
endpackage
|