mirror of
https://github.com/Silicon1602/srdl2sv.git
synced 2024-11-14 03:03:35 +00:00
Fix missing multiplexer entries for single-dimension registers
This commit is contained in:
parent
695de2d330
commit
c7f571b909
@ -142,6 +142,8 @@ class Register(Component):
|
||||
|
||||
for i in self.eval_genvars(vec, 0, self.total_array_dimensions):
|
||||
yield (mux_tuple, i)
|
||||
else:
|
||||
yield(mux_tuple, (mux_tuple[1], ''))
|
||||
|
||||
def eval_genvars(self, vec, depth, dimensions):
|
||||
for i in range(dimensions[depth]):
|
||||
|
Loading…
Reference in New Issue
Block a user