1
0
mirror of https://github.com/Silicon1602/srdl2sv.git synced 2025-01-10 12:58:39 +00:00
Commit Graph

1 Commits

Author SHA1 Message Date
6359883c27
Finish initial version of interrupt suport, closes
The software is now able to create most interrupt combinations of
Section 9.9 of the SystemRDL 2.0 LRM. It supports
stickybit/non-stickybit interrupts, it support posedge, negedge,
bothedge, and level interrupts, and it is able to generate all
surrounding logic.

This commit also fixes a reset-bug that caused registers that were reset
to 0 to be not reset (because 'if not reset_value' will return True if
the 'reset_value' is 0).
2021-09-26 19:40:04 -07:00