Logo
Explore Help
Sign In
Dennis/srdl2sv
1
0
Fork 0
You've already forked srdl2sv
mirror of https://github.com/Silicon1602/srdl2sv.git synced 2025-07-02 06:22:24 +00:00
Code Issues Projects Releases Wiki Activity
srdl2sv/srdl2sv/components
History
Dennis d8add0d5f2
Add more padding between 'input' and name of reset-signal
2021-11-26 16:52:46 -08:00
..
templates
Add more padding between 'input' and name of reset-signal
2021-11-26 16:52:46 -08:00
widgets
Closes #13: I/O ports are now grouped and are tied to the register the belong to
2021-11-26 16:32:36 -08:00
__init__.py
Initial commit of SRDL2SV
2021-05-02 00:58:43 +02:00
addrmap.py
Closes #13: I/O ports are now grouped and are tied to the register the belong to
2021-11-26 16:32:36 -08:00
component.py
Closes #13: I/O ports are now grouped and are tied to the register the belong to
2021-11-26 16:32:36 -08:00
field.py
Closes #13: I/O ports are now grouped and are tied to the register the belong to
2021-11-26 16:32:36 -08:00
memory.py
Logger should always lazy evaluate variables
2021-10-24 12:36:17 -07:00
regfile.py
Resolve UnboundLocalError bug when SignalNodes are instantiated
2021-10-24 23:19:22 -07:00
register.py
Closes #13: I/O ports are now grouped and are tied to the register the belong to
2021-11-26 16:32:36 -08:00
Powered by Gitea Version: 1.23.8 Page: 35ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API