mirror of
https://github.com/Silicon1602/srdl2sv.git
synced 2025-04-19 21:12:57 +00:00
Dennis
32c6fc3c4a
Evaluating every single wire is maybe not the best way to do this, but it is probably better than writing a very exotic SV construct with (for-)loops, breaks, and a lot of conditions. Most synthesis tools are pretty good at recognizing this case-construct and generating a good mutliplexer.