srdl2sv/tests/systemrdl/simple_rw_reg.rdl

7 lines
142 B
Plaintext

addrmap simple_rw_reg {
reg {
field {sw=rw; hw=rw;} f1 [15:0];
field {sw=rw; hw=rw;} f2 [31:16];
} register_0 [2];
};