mirror of
https://github.com/Silicon1602/srdl2sv.git
synced 2024-11-13 02:53:37 +00:00
Fix active_low/active_high reset bug
A negation was added for active_high, rather than an active_low reset.
This commit is contained in:
parent
b7c1a12179
commit
44c87af8cb
@ -239,7 +239,7 @@ class Field(Component):
|
||||
Field.templ_dict['rst_field_assign']['rtl'].format(
|
||||
path = self.path_underscored,
|
||||
rst_name = self.rst['name'],
|
||||
rst_negl = "!" if self.rst['active'] == "active_high" else "",
|
||||
rst_negl = "!" if self.rst['active'] == "active_low" else "",
|
||||
rst_value = self.rst['value'],
|
||||
genvars = self.genvars_str))
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user