Dennis/srdl2sv
1
0
Fork 0
mirror of https://github.com/Silicon1602/srdl2sv.git synced 2024-12-22 06:58:41 +00:00
Code Issues Projects Releases Wiki Activity

Regenerate examples with changes from 95b9a5a4 and 85dc719

Browse Source
This commit is contained in:
Dennis Potter 2021-11-02 23:28:58 -07:00
parent 85dc71919e
commit cc0d961a41
Signed by: Dennis
GPG Key ID: 186A8AD440942BAF
4 changed files with 20 additions and 52 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
examples/enums/srdl2sv_out/enums.sv
View File

@ -20,7 +20,7 @@
* *
* Generation information: * Generation information:
* - User: : dpotter * - User: : dpotter
* - Time : October 31 2021 16:01:37 * - Time : November 02 2021 23:27:37
* - Path : /home/dpotter/srdl2sv/examples/enums * - Path : /home/dpotter/srdl2sv/examples/enums
* - RDL file : ['enums.rdl'] * - RDL file : ['enums.rdl']
* - Hostname : ArchXPS * - Hostname : ArchXPS
@ -29,7 +29,7 @@
* - * -
* *
* Commandline arguments to srdl2sv: * Commandline arguments to srdl2sv:
* - Ouput Directory : ./srdl2sv_out * - Ouput Directory : srdl2sv_out
* - Stream Log Level : INFO * - Stream Log Level : INFO
* - File Log Level : NONE * - File Log Level : NONE
* - Use Real Tabs : False * - Use Real Tabs : False
@ -239,7 +239,7 @@ assign regfile_1__reg_c_rdy_mux_in = 1'b1;
// Return an error if *no* read and *no* write was succesful. If some bits // Return an error if *no* read and *no* write was succesful. If some bits
// cannot be read/written but others are succesful, don't return and error // cannot be read/written but others are succesful, don't return and error
// Hence, as long as one action can be succesful, no error will be returned. // Hence, as long as one action can be succesful, no error will be returned.
assign regfile_1__reg_c_err_mux_in = !((widget_if.r_vld && (widget_if.byte_en[0] || widget_if.byte_en[1])) || (widget_if.w_vld && (widget_if.byte_en[0] || widget_if.byte_en[1]))); assign regfile_1__reg_c_err_mux_in = !((widget_if.r_vld && (|widget_if.byte_en[1:0])) || (widget_if.w_vld && (|widget_if.byte_en[1:0])));
/******************************************************************* /*******************************************************************
/******************************************************************* /*******************************************************************
@ -329,7 +329,7 @@ assign regfile_1__reg_d_rdy_mux_in = 1'b1;
// Return an error if *no* read and *no* write was succesful. If some bits // Return an error if *no* read and *no* write was succesful. If some bits
// cannot be read/written but others are succesful, don't return and error // cannot be read/written but others are succesful, don't return and error
// Hence, as long as one action can be succesful, no error will be returned. // Hence, as long as one action can be succesful, no error will be returned.
assign regfile_1__reg_d_err_mux_in = !((widget_if.r_vld && (widget_if.byte_en[0] || widget_if.byte_en[1])) || (widget_if.w_vld && (widget_if.byte_en[0] || widget_if.byte_en[1]))); assign regfile_1__reg_d_err_mux_in = !((widget_if.r_vld && (|widget_if.byte_en[1:0])) || (widget_if.w_vld && (|widget_if.byte_en[1:0])));
/******************************************************************* /*******************************************************************
/******************************************************************* /*******************************************************************
@ -419,7 +419,7 @@ assign reg_a_rdy_mux_in = 1'b1;
// Return an error if *no* read and *no* write was succesful. If some bits // Return an error if *no* read and *no* write was succesful. If some bits
// cannot be read/written but others are succesful, don't return and error // cannot be read/written but others are succesful, don't return and error
// Hence, as long as one action can be succesful, no error will be returned. // Hence, as long as one action can be succesful, no error will be returned.
assign reg_a_err_mux_in = !((widget_if.r_vld && (widget_if.byte_en[0] || widget_if.byte_en[1])) || (widget_if.w_vld && (widget_if.byte_en[0] || widget_if.byte_en[1]))); assign reg_a_err_mux_in = !((widget_if.r_vld && (|widget_if.byte_en[1:0])) || (widget_if.w_vld && (|widget_if.byte_en[1:0])));
/******************************************************************* /*******************************************************************
/******************************************************************* /*******************************************************************
@ -509,7 +509,7 @@ assign reg_b_rdy_mux_in = 1'b1;
// Return an error if *no* read and *no* write was succesful. If some bits // Return an error if *no* read and *no* write was succesful. If some bits
// cannot be read/written but others are succesful, don't return and error // cannot be read/written but others are succesful, don't return and error
// Hence, as long as one action can be succesful, no error will be returned. // Hence, as long as one action can be succesful, no error will be returned.
assign reg_b_err_mux_in = !((widget_if.r_vld && (widget_if.byte_en[0] || widget_if.byte_en[1])) || (widget_if.w_vld && (widget_if.byte_en[0] || widget_if.byte_en[1]))); assign reg_b_err_mux_in = !((widget_if.r_vld && (|widget_if.byte_en[1:0])) || (widget_if.w_vld && (|widget_if.byte_en[1:0])));
// Read multiplexer // Read multiplexer
always_comb always_comb

14
examples/hierarchical_regfiles/srdl2sv_out/hierarchical_regfiles.sv
View File

@ -20,7 +20,7 @@
* *
* Generation information: * Generation information:
* - User: : dpotter * - User: : dpotter
* - Time : October 31 2021 15:59:23 * - Time : November 02 2021 23:27:37
* - Path : /home/dpotter/srdl2sv/examples/hierarchical_regfiles * - Path : /home/dpotter/srdl2sv/examples/hierarchical_regfiles
* - RDL file : ['hierarchical_regfiles.rdl'] * - RDL file : ['hierarchical_regfiles.rdl']
* - Hostname : ArchXPS * - Hostname : ArchXPS
@ -29,7 +29,7 @@
* - * -
* *
* Commandline arguments to srdl2sv: * Commandline arguments to srdl2sv:
* - Ouput Directory : ./srdl2sv_out * - Ouput Directory : srdl2sv_out
* - Stream Log Level : INFO * - Stream Log Level : INFO
* - File Log Level : NONE * - File Log Level : NONE
* - Use Real Tabs : False * - Use Real Tabs : False
@ -254,7 +254,7 @@ assign regfile_1__reg_a_rdy_mux_in = 1'b1;
// Return an error if *no* read and *no* write was succesful. If some bits // Return an error if *no* read and *no* write was succesful. If some bits
// cannot be read/written but others are succesful, don't return and error // cannot be read/written but others are succesful, don't return and error
// Hence, as long as one action can be succesful, no error will be returned. // Hence, as long as one action can be succesful, no error will be returned.
assign regfile_1__reg_a_err_mux_in = !((widget_if.r_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3])) || (widget_if.w_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3]))); assign regfile_1__reg_a_err_mux_in = !((widget_if.r_vld && (|widget_if.byte_en[3:0])) || (widget_if.w_vld && (|widget_if.byte_en[3:0])));
/******************************************************************* /*******************************************************************
/******************************************************************* /*******************************************************************
@ -348,7 +348,7 @@ assign regfile_1__reg_b_rdy_mux_in = 1'b1;
// Return an error if *no* read and *no* write was succesful. If some bits // Return an error if *no* read and *no* write was succesful. If some bits
// cannot be read/written but others are succesful, don't return and error // cannot be read/written but others are succesful, don't return and error
// Hence, as long as one action can be succesful, no error will be returned. // Hence, as long as one action can be succesful, no error will be returned.
assign regfile_1__reg_b_err_mux_in = !((widget_if.r_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3])) || (widget_if.w_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3]))); assign regfile_1__reg_b_err_mux_in = !((widget_if.r_vld && (|widget_if.byte_en[3:0])) || (widget_if.w_vld && (|widget_if.byte_en[3:0])));
/******************************************************************* /*******************************************************************
******************************************************************* *******************************************************************
* REGFILE : regfile_2 * REGFILE : regfile_2
@ -477,7 +477,7 @@ begin
// Return an error if *no* read and *no* write was succesful. If some bits // Return an error if *no* read and *no* write was succesful. If some bits
// cannot be read/written but others are succesful, don't return and error // cannot be read/written but others are succesful, don't return and error
// Hence, as long as one action can be succesful, no error will be returned. // Hence, as long as one action can be succesful, no error will be returned.
assign regfile_2__regfile_3__reg_d_err_mux_in[gv_a][gv_b][gv_c] = !((widget_if.r_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3])) || (widget_if.w_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3]))); assign regfile_2__regfile_3__reg_d_err_mux_in[gv_a][gv_b][gv_c] = !((widget_if.r_vld && (|widget_if.byte_en[3:0])) || (widget_if.w_vld && (|widget_if.byte_en[3:0])));
end // of for loop with iterator gv_b end // of for loop with iterator gv_b
end // of for loop with iterator gv_a end // of for loop with iterator gv_a
@ -564,7 +564,7 @@ begin
// Return an error if *no* read and *no* write was succesful. If some bits // Return an error if *no* read and *no* write was succesful. If some bits
// cannot be read/written but others are succesful, don't return and error // cannot be read/written but others are succesful, don't return and error
// Hence, as long as one action can be succesful, no error will be returned. // Hence, as long as one action can be succesful, no error will be returned.
assign regfile_2__reg_c_err_mux_in[gv_a] = !((widget_if.r_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3])) || (widget_if.w_vld && (widget_if.byte_en[2] || widget_if.byte_en[3]))); assign regfile_2__reg_c_err_mux_in[gv_a] = !((widget_if.r_vld && (|widget_if.byte_en[3:0])) || (widget_if.w_vld && (|widget_if.byte_en[3:2])));
end // of for loop with iterator gv_a end // of for loop with iterator gv_a
endgenerate endgenerate
@ -661,7 +661,7 @@ assign reg_e_rdy_mux_in = 1'b1;
// Return an error if *no* read and *no* write was succesful. If some bits // Return an error if *no* read and *no* write was succesful. If some bits
// cannot be read/written but others are succesful, don't return and error // cannot be read/written but others are succesful, don't return and error
// Hence, as long as one action can be succesful, no error will be returned. // Hence, as long as one action can be succesful, no error will be returned.
assign reg_e_err_mux_in = !((widget_if.r_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3])) || (widget_if.w_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3]))); assign reg_e_err_mux_in = !((widget_if.r_vld && (|widget_if.byte_en[3:0])) || (widget_if.w_vld && (|widget_if.byte_en[3:0])));
// Read multiplexer // Read multiplexer
always_comb always_comb

36
examples/interrupt_hierarchy/srdl2sv_out/interrupt_hierarchy.sv
View File

@ -20,7 +20,7 @@
* *
* Generation information: * Generation information:
* - User: : dpotter * - User: : dpotter
* - Time : October 31 2021 15:59:28 * - Time : November 02 2021 23:27:21
* - Path : /home/dpotter/srdl2sv/examples/interrupt_hierarchy * - Path : /home/dpotter/srdl2sv/examples/interrupt_hierarchy
* - RDL file : ['interrupt_hierarchy.rdl'] * - RDL file : ['interrupt_hierarchy.rdl']
* - Hostname : ArchXPS * - Hostname : ArchXPS
@ -29,7 +29,7 @@
* - * -
* *
* Commandline arguments to srdl2sv: * Commandline arguments to srdl2sv:
* - Ouput Directory : ./srdl2sv_out * - Ouput Directory : srdl2sv_out
* - Stream Log Level : INFO * - Stream Log Level : INFO
* - File Log Level : NONE * - File Log Level : NONE
* - Use Real Tabs : False * - Use Real Tabs : False
@ -202,10 +202,8 @@ begin
if (block_a_int_sw_wr) if (block_a_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_a_int__crc_error_q[0:0] <= block_a_int__crc_error_q[0:0] & ~widget_if.w_data[0:0]; block_a_int__crc_error_q[0:0] <= block_a_int__crc_error_q[0:0] & ~widget_if.w_data[0:0];
end end
end
else else
begin begin
for (int i = 0; i < 1; i++) for (int i = 0; i < 1; i++)
@ -244,10 +242,8 @@ begin
if (block_a_int_sw_wr) if (block_a_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_a_int__len_error_q[0:0] <= block_a_int__len_error_q[0:0] & ~widget_if.w_data[1:1]; block_a_int__len_error_q[0:0] <= block_a_int__len_error_q[0:0] & ~widget_if.w_data[1:1];
end end
end
else else
begin begin
for (int i = 0; i < 1; i++) for (int i = 0; i < 1; i++)
@ -286,10 +282,8 @@ begin
if (block_a_int_sw_wr) if (block_a_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_a_int__multi_bit_ecc_error_q[0:0] <= block_a_int__multi_bit_ecc_error_q[0:0] & ~widget_if.w_data[2:2]; block_a_int__multi_bit_ecc_error_q[0:0] <= block_a_int__multi_bit_ecc_error_q[0:0] & ~widget_if.w_data[2:2];
end end
end
else else
begin begin
for (int i = 0; i < 1; i++) for (int i = 0; i < 1; i++)
@ -328,10 +322,8 @@ begin
if (block_a_int_sw_wr) if (block_a_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_a_int__active_ecc_master_q[3:0] <= block_a_int__active_ecc_master_q[3:0] & ~widget_if.w_data[7:4]; block_a_int__active_ecc_master_q[3:0] <= block_a_int__active_ecc_master_q[3:0] & ~widget_if.w_data[7:4];
end end
end
else else
if (|block_a_int__active_ecc_master_sticky_latch && !(|block_a_int__active_ecc_master_q)) if (|block_a_int__active_ecc_master_sticky_latch && !(|block_a_int__active_ecc_master_q))
begin begin
@ -645,10 +637,8 @@ begin
if (block_b_int_sw_wr) if (block_b_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_b_int__crc_error_q[0:0] <= block_b_int__crc_error_q[0:0] & ~widget_if.w_data[0:0]; block_b_int__crc_error_q[0:0] <= block_b_int__crc_error_q[0:0] & ~widget_if.w_data[0:0];
end end
end
else else
begin begin
for (int i = 0; i < 1; i++) for (int i = 0; i < 1; i++)
@ -687,10 +677,8 @@ begin
if (block_b_int_sw_wr) if (block_b_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_b_int__len_error_q[0:0] <= block_b_int__len_error_q[0:0] & ~widget_if.w_data[1:1]; block_b_int__len_error_q[0:0] <= block_b_int__len_error_q[0:0] & ~widget_if.w_data[1:1];
end end
end
else else
begin begin
for (int i = 0; i < 1; i++) for (int i = 0; i < 1; i++)
@ -729,10 +717,8 @@ begin
if (block_b_int_sw_wr) if (block_b_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_b_int__multi_bit_ecc_error_q[0:0] <= block_b_int__multi_bit_ecc_error_q[0:0] & ~widget_if.w_data[2:2]; block_b_int__multi_bit_ecc_error_q[0:0] <= block_b_int__multi_bit_ecc_error_q[0:0] & ~widget_if.w_data[2:2];
end end
end
else else
begin begin
for (int i = 0; i < 1; i++) for (int i = 0; i < 1; i++)
@ -771,10 +757,8 @@ begin
if (block_b_int_sw_wr) if (block_b_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_b_int__active_ecc_master_q[3:0] <= block_b_int__active_ecc_master_q[3:0] & ~widget_if.w_data[7:4]; block_b_int__active_ecc_master_q[3:0] <= block_b_int__active_ecc_master_q[3:0] & ~widget_if.w_data[7:4];
end end
end
else else
if (|block_b_int__active_ecc_master_sticky_latch && !(|block_b_int__active_ecc_master_q)) if (|block_b_int__active_ecc_master_sticky_latch && !(|block_b_int__active_ecc_master_q))
begin begin
@ -1088,10 +1072,8 @@ begin
if (block_c_int_sw_wr) if (block_c_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_c_int__crc_error_q[0:0] <= block_c_int__crc_error_q[0:0] & ~widget_if.w_data[0:0]; block_c_int__crc_error_q[0:0] <= block_c_int__crc_error_q[0:0] & ~widget_if.w_data[0:0];
end end
end
else else
begin begin
for (int i = 0; i < 1; i++) for (int i = 0; i < 1; i++)
@ -1130,10 +1112,8 @@ begin
if (block_c_int_sw_wr) if (block_c_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_c_int__len_error_q[0:0] <= block_c_int__len_error_q[0:0] & ~widget_if.w_data[1:1]; block_c_int__len_error_q[0:0] <= block_c_int__len_error_q[0:0] & ~widget_if.w_data[1:1];
end end
end
else else
begin begin
for (int i = 0; i < 1; i++) for (int i = 0; i < 1; i++)
@ -1172,10 +1152,8 @@ begin
if (block_c_int_sw_wr) if (block_c_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_c_int__multi_bit_ecc_error_q[0:0] <= block_c_int__multi_bit_ecc_error_q[0:0] & ~widget_if.w_data[2:2]; block_c_int__multi_bit_ecc_error_q[0:0] <= block_c_int__multi_bit_ecc_error_q[0:0] & ~widget_if.w_data[2:2];
end end
end
else else
begin begin
for (int i = 0; i < 1; i++) for (int i = 0; i < 1; i++)
@ -1214,10 +1192,8 @@ begin
if (block_c_int_sw_wr) if (block_c_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_c_int__active_ecc_master_q[3:0] <= block_c_int__active_ecc_master_q[3:0] & ~widget_if.w_data[7:4]; block_c_int__active_ecc_master_q[3:0] <= block_c_int__active_ecc_master_q[3:0] & ~widget_if.w_data[7:4];
end end
end
else else
if (|block_c_int__active_ecc_master_sticky_latch && !(|block_c_int__active_ecc_master_q)) if (|block_c_int__active_ecc_master_sticky_latch && !(|block_c_int__active_ecc_master_q))
begin begin
@ -1531,10 +1507,8 @@ begin
if (block_d_int_sw_wr) if (block_d_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_d_int__crc_error_q[0:0] <= block_d_int__crc_error_q[0:0] & ~widget_if.w_data[0:0]; block_d_int__crc_error_q[0:0] <= block_d_int__crc_error_q[0:0] & ~widget_if.w_data[0:0];
end end
end
else else
begin begin
for (int i = 0; i < 1; i++) for (int i = 0; i < 1; i++)
@ -1573,10 +1547,8 @@ begin
if (block_d_int_sw_wr) if (block_d_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_d_int__len_error_q[0:0] <= block_d_int__len_error_q[0:0] & ~widget_if.w_data[1:1]; block_d_int__len_error_q[0:0] <= block_d_int__len_error_q[0:0] & ~widget_if.w_data[1:1];
end end
end
else else
begin begin
for (int i = 0; i < 1; i++) for (int i = 0; i < 1; i++)
@ -1615,10 +1587,8 @@ begin
if (block_d_int_sw_wr) if (block_d_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_d_int__multi_bit_ecc_error_q[0:0] <= block_d_int__multi_bit_ecc_error_q[0:0] & ~widget_if.w_data[2:2]; block_d_int__multi_bit_ecc_error_q[0:0] <= block_d_int__multi_bit_ecc_error_q[0:0] & ~widget_if.w_data[2:2];
end end
end
else else
begin begin
for (int i = 0; i < 1; i++) for (int i = 0; i < 1; i++)
@ -1657,10 +1627,8 @@ begin
if (block_d_int_sw_wr) if (block_d_int_sw_wr)
begin begin
if (widget_if.byte_en[0]) // woclr property if (widget_if.byte_en[0]) // woclr property
begin
block_d_int__active_ecc_master_q[3:0] <= block_d_int__active_ecc_master_q[3:0] & ~widget_if.w_data[7:4]; block_d_int__active_ecc_master_q[3:0] <= block_d_int__active_ecc_master_q[3:0] & ~widget_if.w_data[7:4];
end end
end
else else
if (|block_d_int__active_ecc_master_sticky_latch && !(|block_d_int__active_ecc_master_q)) if (|block_d_int__active_ecc_master_sticky_latch && !(|block_d_int__active_ecc_master_q))
begin begin

10
examples/simple_rw_reg/srdl2sv_out/simple_rw_reg.sv
View File

@ -20,7 +20,7 @@
* *
* Generation information: * Generation information:
* - User: : dpotter * - User: : dpotter
* - Time : October 31 2021 15:59:35 * - Time : November 02 2021 23:27:37
* - Path : /home/dpotter/srdl2sv/examples/simple_rw_reg * - Path : /home/dpotter/srdl2sv/examples/simple_rw_reg
* - RDL file : ['simple_rw_reg.rdl'] * - RDL file : ['simple_rw_reg.rdl']
* - Hostname : ArchXPS * - Hostname : ArchXPS
@ -29,7 +29,7 @@
* - * -
* *
* Commandline arguments to srdl2sv: * Commandline arguments to srdl2sv:
* - Ouput Directory : ./srdl2sv_out * - Ouput Directory : srdl2sv_out
* - Stream Log Level : INFO * - Stream Log Level : INFO
* - File Log Level : NONE * - File Log Level : NONE
* - Use Real Tabs : False * - Use Real Tabs : False
@ -239,7 +239,7 @@ assign register_1d_rdy_mux_in = 1'b1;
// Return an error if *no* read and *no* write was succesful. If some bits // Return an error if *no* read and *no* write was succesful. If some bits
// cannot be read/written but others are succesful, don't return and error // cannot be read/written but others are succesful, don't return and error
// Hence, as long as one action can be succesful, no error will be returned. // Hence, as long as one action can be succesful, no error will be returned.
assign register_1d_err_mux_in = !((widget_if.r_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3])) || (widget_if.w_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3]))); assign register_1d_err_mux_in = !((widget_if.r_vld && (|widget_if.byte_en[3:0])) || (widget_if.w_vld && (|widget_if.byte_en[3:0])));
/******************************************************************* /*******************************************************************
/******************************************************************* /*******************************************************************
@ -336,7 +336,7 @@ begin
// Return an error if *no* read and *no* write was succesful. If some bits // Return an error if *no* read and *no* write was succesful. If some bits
// cannot be read/written but others are succesful, don't return and error // cannot be read/written but others are succesful, don't return and error
// Hence, as long as one action can be succesful, no error will be returned. // Hence, as long as one action can be succesful, no error will be returned.
assign register_2d_err_mux_in[gv_a] = !((widget_if.r_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3])) || (widget_if.w_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3]))); assign register_2d_err_mux_in[gv_a] = !((widget_if.r_vld && (|widget_if.byte_en[3:0])) || (widget_if.w_vld && (|widget_if.byte_en[3:0])));
end // of for loop with iterator gv_a end // of for loop with iterator gv_a
endgenerate endgenerate
@ -439,7 +439,7 @@ begin
// Return an error if *no* read and *no* write was succesful. If some bits // Return an error if *no* read and *no* write was succesful. If some bits
// cannot be read/written but others are succesful, don't return and error // cannot be read/written but others are succesful, don't return and error
// Hence, as long as one action can be succesful, no error will be returned. // Hence, as long as one action can be succesful, no error will be returned.
assign register_3d_err_mux_in[gv_a][gv_b] = !((widget_if.r_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3])) || (widget_if.w_vld && (widget_if.byte_en[0] || widget_if.byte_en[1] || widget_if.byte_en[2] || widget_if.byte_en[3]))); assign register_3d_err_mux_in[gv_a][gv_b] = !((widget_if.r_vld && (|widget_if.byte_en[3:0])) || (widget_if.w_vld && (|widget_if.byte_en[3:0])));
end // of for loop with iterator gv_b end // of for loop with iterator gv_b
end // of for loop with iterator gv_a end // of for loop with iterator gv_a