Dennis/srdl2sv
1
0
Fork 0
mirror of https://github.com/Silicon1602/srdl2sv.git synced 2024-12-22 06:58:41 +00:00
Code Issues Projects Releases Wiki Activity

Fix external-register bug where the sw_rd-wire is missing

Browse Source 
This was introduced in dc37c879 because sw_rd-wires got removed
here for registers that don't need it.
This commit is contained in:
Dennis Potter 2021-10-06 23:39:04 -07:00
parent 57d8050d56
commit ed08d4bd35
Signed by: Dennis
GPG Key ID: 186A8AD440942BAF
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
srdl2sv/components/field.py
View File

@ -1235,6 +1235,10 @@ class Field(Component):
self.properties['sw_wr'] = obj.get_property('sw') in (AccessType.rw, AccessType.w)
self.properties['sw_rd'] = obj.get_property('sw') in (AccessType.rw, AccessType.r)
# In case of an external register, a wire to indicate a read
# is always required
self.properties['sw_rd_wire'] = self.config['external'] and self.properties['sw_rd']
# Save dimensions of unpacked dimension
self.array_dimensions = array_dimensions
self.total_array_dimensions = array_dimensions