Dennis/srdl2sv
1
0
Fork 0
mirror of https://github.com/Silicon1602/srdl2sv.git synced 2024-11-13 11:03:35 +00:00
Code Issues Projects Releases Wiki Activity
83 Commits 1 Branch 0 Tags 713 KiB
8756945a6d
Commit Graph

2 Commits

Author SHA1 Message Date
Dennis
d3bfdeb3f0
Buswidth is now variable, based on widest register 
Fixes #2.
 2021-09-26 21:16:49 -07:00
Dennis
61cd1fbfe3
Add directory that will contain SystemRDL files for tests 2021-09-13 22:09:04 -07:00