Dennis/srdl2sv
1
0
Fork 0
mirror of https://github.com/Silicon1602/srdl2sv.git synced 2024-12-22 15:08:39 +00:00
Code Issues Projects Releases Wiki Activity

Fix bug in bus-width of amba3ahblite-widget's instantiation

Browse Source
This commit is contained in:
Dennis Potter 2021-10-06 23:28:48 -07:00
parent ace4238ccf
commit 57d8050d56
Signed by: Dennis
GPG Key ID: 186A8AD440942BAF
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
srdl2sv/components/addrmap.py
View File

@ -270,7 +270,7 @@ class AddrMap(Component):
return self.process_yaml( return self.process_yaml(
self.widget_templ_dict['module_instantiation'], self.widget_templ_dict['module_instantiation'],
{'bus_width': self.regwidth-1} {'bus_width': self.regwidth}
) )

4
srdl2sv/components/widgets/srdl2sv_amba3ahblite.yaml
View File

@ -56,7 +56,7 @@ module_instantiation:
- name: 'HTRANS' - name: 'HTRANS'
signal_type: '[1:0]' signal_type: '[1:0]'
- name: 'HWDATA' - name: 'HWDATA'
signal_type: '[{bus_width}:0]' signal_type: '[{bus_width}-1:0]'
- name: 'HSEL' - name: 'HSEL'
signal_type: '' signal_type: ''
output_ports: output_ports:
@ -65,4 +65,4 @@ module_instantiation:
- name: 'HRESP' - name: 'HRESP'
signal_type: '' signal_type: ''
- name: 'HRDATA' - name: 'HRDATA'
signal_type: '[{bus_width}:0]' signal_type: '[{bus_width}-1:0]'