Dennis/srdl2sv
1
0
Fork 0
mirror of https://github.com/Silicon1602/srdl2sv.git synced 2024-11-14 19:13:36 +00:00
Code Issues Projects Releases Wiki Activity

Flip r_vld and w_vld in <REG>_sw_wr/<REG>_sw_rd assignment

Browse Source
This commit is contained in:
Dennis Potter 2021-09-15 23:47:36 -07:00
parent fea0019aa8
commit 887164dd52
Signed by: Dennis
GPG Key ID: 186A8AD440942BAF
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
srdl2sv/components/templates/register.yaml
View File

@ -4,8 +4,8 @@ rw_wire_assign_1_dim:
// Register-activation for '{path}' {alias} // Register-activation for '{path}' {alias}
assign {path}_accss = b2r.addr == {addr}; assign {path}_accss = b2r.addr == {addr};
assign {path}_sw_wr = {path}_accss && b2r.r_vld; assign {path}_sw_wr = {path}_accss && b2r.w_vld;
assign {path}_sw_rd = {path}_accss && b2r.w_vld; assign {path}_sw_rd = {path}_accss && b2r.r_vld;
signals: signals:
- name: '{path}_sw_wr' - name: '{path}_sw_wr'
signal_type: 'logic' signal_type: 'logic'
@ -18,8 +18,8 @@ rw_wire_assign_multi_dim:
// Register-activation for '{path}' {alias} // Register-activation for '{path}' {alias}
assign {path}_accss{genvars} = b2r.addr == {addr}+({genvars_sum}); assign {path}_accss{genvars} = b2r.addr == {addr}+({genvars_sum});
assign {path}_sw_wr{genvars} = {path}_accss{genvars} && b2r.r_vld; assign {path}_sw_wr{genvars} = {path}_accss{genvars} && b2r.w_vld;
assign {path}_sw_rd{genvars} = {path}_accss{genvars} && b2r.w_vld; assign {path}_sw_rd{genvars} = {path}_accss{genvars} && b2r.r_vld;
signals: signals:
- name: '{path}_sw_wr' - name: '{path}_sw_wr'
signal_type: 'logic' signal_type: 'logic'