Dennis/srdl2sv
1
0
Fork 0
mirror of https://github.com/Silicon1602/srdl2sv.git synced 2024-12-21 22:48:41 +00:00
Code Issues Projects Releases Wiki Activity

Update Makefiles in examples directory to also invoke a Verilator compile

Browse Source
This commit is contained in:
Dennis Potter 2021-11-04 23:38:50 -07:00
parent ba45cfc64a
commit fc26817c33
Signed by: Dennis
GPG Key ID: 186A8AD440942BAF
5 changed files with 20 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
examples/enums/Makefile
View File

@ -2,7 +2,10 @@ RTL_TARGETS = $(subst .rdl,.sv,srdl2sv_out/$(shell ls *.rdl))
.PHONY: clean
default: $(RTL_TARGETS)
default: verilog_compile
verilog_compile: $(RTL_TARGETS)
verilator -cc -sv $(shell ls srdl2sv_out/*.sv)
srdl2sv_out/%.sv: %.rdl $(shell which srdl2sv)
srdl2sv $< --out-dir $(shell dirname $@) --stdout-logging INFO

5
examples/hierarchical_regfiles/Makefile
View File

@ -2,7 +2,10 @@ RTL_TARGETS = $(subst .rdl,.sv,srdl2sv_out/$(shell ls *.rdl))
.PHONY: clean
default: $(RTL_TARGETS)
default: verilog_compile
verilog_compile: $(RTL_TARGETS)
verilator -cc -sv $(shell ls srdl2sv_out/*.sv)
srdl2sv_out/%.sv: %.rdl $(shell which srdl2sv)
srdl2sv $< --out-dir $(shell dirname $@) --stdout-logging INFO

5
examples/interrupt_hierarchy/Makefile
View File

@ -2,7 +2,10 @@ RTL_TARGETS = $(subst .rdl,.sv,srdl2sv_out/$(shell ls *.rdl))
.PHONY: clean
default: $(RTL_TARGETS)
default: verilog_compile
verilog_compile: $(RTL_TARGETS)
verilator -cc -sv $(shell ls srdl2sv_out/*.sv)
srdl2sv_out/%.sv: %.rdl $(shell which srdl2sv)
srdl2sv $< --out-dir $(shell dirname $@) --stdout-logging INFO

5
examples/parameters/Makefile
View File

@ -2,7 +2,10 @@ RTL_TARGETS = $(subst .rdl,.sv,srdl2sv_out/$(shell ls *.rdl))
.PHONY: clean
default: $(RTL_TARGETS)
default: verilog_compile
verilog_compile: $(RTL_TARGETS)
verilator -cc -sv $(shell ls srdl2sv_out/*.sv)
srdl2sv_out/%.sv: %.rdl $(shell which srdl2sv)
srdl2sv $< --out-dir $(shell dirname $@) --stdout-logging INFO

5
examples/simple_rw_reg/Makefile
View File

@ -2,7 +2,10 @@ RTL_TARGETS = $(subst .rdl,.sv,srdl2sv_out/$(shell ls *.rdl))
.PHONY: clean
default: $(RTL_TARGETS)
default: verilog_compile
verilog_compile: $(RTL_TARGETS)
verilator -cc -sv $(shell ls srdl2sv_out/*.sv)
srdl2sv_out/%.sv: %.rdl $(shell which srdl2sv)
srdl2sv $< --out-dir $(shell dirname $@) --stdout-logging INFO