mirror of
https://github.com/Silicon1602/srdl2sv.git
synced 2024-11-14 03:03:35 +00:00
Dennis
861a020aff
The compiler in this commit is still useless and only contains a very rough skeleton of the code. SRDL2SV is only able to create a simple register with hw=rw/sw=rw fields.
205 B
205 B
- Depth of an array is limited to X
- Any limitations to the systemrdl-compiler also apply to the SystemRDL2SystemVerilog compiler.