Dennis/srdl2sv
1
0
Fork 0
mirror of https://github.com/Silicon1602/srdl2sv.git synced 2025-08-23 08:43:05 +00:00
Code Issues Projects Releases Wiki Activity
22 Commits 1 Branch 0 Tags
077dcde0cfb37be3a8d9977b59346696166c5a35
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Dennis 077dcde0cf Add requirements.txt
2021-05-31 00:39:19 +02:00
srdl2sv
Add regfile capabilities
2021-05-31 00:37:41 +02:00
.gitignore
Initial commit of SRDL2SV
2021-05-02 00:58:43 +02:00
LIMITATIONS.md
Initial commit of SRDL2SV
2021-05-02 00:58:43 +02:00
requirements.txt
Add requirements.txt
2021-05-31 00:39:19 +02:00
Description
A SystemRDL 2.0 to (synthesizable) SystemVerilog compiler.
asicfpgahardware-description-languagehdlrdlregister-description-languageregisterssystemrdlsystemrdl-compilersystemverilogverilog
GPL-3.0 713 KiB
Languages
Python 92.9%
SystemVerilog 5.7%
Makefile 1.4%