Dennis/srdl2sv
1
0
Fork 0
mirror of https://github.com/Silicon1602/srdl2sv.git synced 2024-12-22 06:58:41 +00:00
Code Issues Projects Releases Wiki Activity
A SystemRDL 2.0 to (synthesizable) SystemVerilog compiler.
22 Commits 1 Branch 0 Tags 713 KiB
Python 92.9%
SystemVerilog 5.7%
Makefile 1.4%
077dcde0cf
Go to file
Dennis 077dcde0cf
Add requirements.txt
2021-05-31 00:39:19 +02:00
srdl2sv Add regfile capabilities 2021-05-31 00:37:41 +02:00
.gitignore Initial commit of SRDL2SV 2021-05-02 00:58:43 +02:00
LIMITATIONS.md Initial commit of SRDL2SV 2021-05-02 00:58:43 +02:00
requirements.txt Add requirements.txt 2021-05-31 00:39:19 +02:00