Dennis/srdl2sv
1
0
Fork 0
mirror of https://github.com/Silicon1602/srdl2sv.git synced 2025-08-23 16:53:05 +00:00
Code Issues Projects Releases Wiki Activity
20 Commits 1 Branch 0 Tags
2a3cc9505e7aa35cb15b430e4ce4c78b89fd87bc
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Dennis 2a3cc9505e Add support for field_reset and cpuif_reset 
These two special kind of resets are now recognized by the compiler and
are propagated to all regfiles, registers, and fields.

Furthermore, every object has a set of resets which will be used to
generate a seperate input section for resets in the addrmap.
2021-05-24 14:42:24 +02:00
srdl2sv
Add support for field_reset and cpuif_reset
2021-05-24 14:42:24 +02:00
.gitignore
Initial commit of SRDL2SV
2021-05-02 00:58:43 +02:00
LIMITATIONS.md
Initial commit of SRDL2SV
2021-05-02 00:58:43 +02:00
Description
A SystemRDL 2.0 to (synthesizable) SystemVerilog compiler.
asicfpgahardware-description-languagehdlrdlregister-description-languageregisterssystemrdlsystemrdl-compilersystemverilogverilog
GPL-3.0 713 KiB
Languages
Python 92.9%
SystemVerilog 5.7%
Makefile 1.4%