mirror of
https://github.com/Silicon1602/srdl2sv.git
synced 2024-12-22 06:58:41 +00:00
Add missing 'endgenerate' in srdl2sv_amba3ahblite.sv
This commit is contained in:
parent
5e47ff664a
commit
463bc22e12
@ -273,6 +273,7 @@ module srdl2sv_amba3ahblite
|
||||
b2r_byte_en_next = HSIZE_bitfielded << (HADDR_q % BUS_BYTES);
|
||||
end
|
||||
end
|
||||
endgenerate
|
||||
|
||||
/***
|
||||
* Drive interface to registers
|
||||
|
Loading…
Reference in New Issue
Block a user