Dennis/srdl2sv
1
0
Fork 0
mirror of https://github.com/Silicon1602/srdl2sv.git synced 2024-12-22 06:58:41 +00:00
Code Issues Projects Releases Wiki Activity

Add genvar-key to write-signals of external registers

Browse Source
This commit is contained in:
Dennis Potter 2021-09-12 17:09:33 -07:00
parent b89bf3663f
commit 6142a13653
Signed by: Dennis
GPG Key ID: 186A8AD440942BAF
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
srdl2sv/components/templates/fields.yaml
View File

@ -449,10 +449,10 @@ external_wr_assignments:
assign {path}_ext_w_req{genvars} = {path_wo_field}_sw_wr{genvars};
// Assign value from bus to output
assign {path}_ext_w_data = b2r.data[{msb_bus}:{lsb_bus}];
assign {path}_ext_w_data{genvars} = b2r.data[{msb_bus}:{lsb_bus}];
// Provide bit-wise mask. Only bits set to 1'b1 shall be written
assign {path}_ext_w_mask = {{{mask}}};
assign {path}_ext_w_mask{genvars} = {{{mask}}};
output_ports:
- name: '{path}_ext_w_req'
signal_type: 'logic'