mirror of
https://github.com/Silicon1602/srdl2sv.git
synced 2024-12-22 06:58:41 +00:00
Add genvar-key to write-signals of external registers
This commit is contained in:
parent
b89bf3663f
commit
6142a13653
@ -449,10 +449,10 @@ external_wr_assignments:
|
|||||||
assign {path}_ext_w_req{genvars} = {path_wo_field}_sw_wr{genvars};
|
assign {path}_ext_w_req{genvars} = {path_wo_field}_sw_wr{genvars};
|
||||||
|
|
||||||
// Assign value from bus to output
|
// Assign value from bus to output
|
||||||
assign {path}_ext_w_data = b2r.data[{msb_bus}:{lsb_bus}];
|
assign {path}_ext_w_data{genvars} = b2r.data[{msb_bus}:{lsb_bus}];
|
||||||
|
|
||||||
// Provide bit-wise mask. Only bits set to 1'b1 shall be written
|
// Provide bit-wise mask. Only bits set to 1'b1 shall be written
|
||||||
assign {path}_ext_w_mask = {{{mask}}};
|
assign {path}_ext_w_mask{genvars} = {{{mask}}};
|
||||||
output_ports:
|
output_ports:
|
||||||
- name: '{path}_ext_w_req'
|
- name: '{path}_ext_w_req'
|
||||||
signal_type: 'logic'
|
signal_type: 'logic'
|
||||||
|
Loading…
Reference in New Issue
Block a user