mirror of
https://github.com/Silicon1602/srdl2sv.git
synced 2024-11-13 02:53:37 +00:00
Tweak default widths of I/O ports
This commit is contained in:
parent
7c4f681241
commit
8d86010a0a
@ -11,6 +11,6 @@ module_declaration: |-
|
||||
{outputs}
|
||||
);
|
||||
input_port: |-
|
||||
input {packed_dim:10s}{name:30s} {unpacked_dim},
|
||||
input {packed_dim:15s}{name:25s} {unpacked_dim},
|
||||
output_port: |-
|
||||
output {packed_dim:10s}{name:30s} {unpacked_dim},
|
||||
output {packed_dim:15s}{name:25s} {unpacked_dim},
|
||||
|
Loading…
Reference in New Issue
Block a user