Logo
Explore Help
Sign In
Dennis/srdl2sv
1
0
Fork 0
You've already forked srdl2sv
mirror of https://github.com/Silicon1602/srdl2sv.git synced 2025-05-10 03:32:58 +00:00
Code Issues Projects Releases Wiki Activity
9 Commits 1 Branch 0 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Dennis 4b9ad7ad1b
Fix SW write wire and improve I/O packed dimension
2021-05-15 18:00:02 +02:00
srdl2sv
Fix SW write wire and improve I/O packed dimension
2021-05-15 18:00:02 +02:00
.gitignore
Initial commit of SRDL2SV
2021-05-02 00:58:43 +02:00
LIMITATIONS.md
Initial commit of SRDL2SV
2021-05-02 00:58:43 +02:00
Description
A SystemRDL 2.0 to (synthesizable) SystemVerilog compiler.
asicfpgahardware-description-languagehdlrdlregister-description-languageregisterssystemrdlsystemrdl-compilersystemverilogverilog
GPL-3.0 713 KiB
Languages
Python 92.9%
SystemVerilog 5.7%
Makefile 1.4%
Powered by Gitea Version: 1.23.6 Page: 28ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API