mirror of
https://github.com/Silicon1602/srdl2sv.git
synced 2024-09-21 08:40:25 +00:00
A SystemRDL 2.0 to (synthesizable) SystemVerilog compiler.
asicfpgahardware-description-languagehdlrdlregister-description-languageregisterssystemrdlsystemrdl-compilersystemverilogverilog
srdl2sv | ||
.gitignore | ||
LIMITATIONS.md |